Verilog位宽赋值规则

Verilog位宽赋值规则

https://mp.weixin.qq.com/s/7mwsUMI6CYvCCCZXZ98Apg